

FIG. 1A

DYNAMICALLY ADJUSTABLE DIGITAL GYRATOR HAVING EXTENDED FEEDBACK



2/24 -


FIG. 1B



AFPROVED C.G. F'G.
CY C.A.SS SUBCLASS

3/24


FIG. 2A



50-ICO*RCO=ICO*RP=VP ICO=14.27 mA VP=35.7 Volts

Note: All results are at steady state

 $FIG.\ 2B$ DYNAMICALLY ADJUSTABLE DIGITAL GYRATOR EXAMPLE



RP=Gyrator Impedance=400 ohms RCO=Central Office Resistance APPROVED O.G. F.G.
C.ASS SUBCLASS

 $FIG.\ 3A$ CODEC and Telephone System Stability Block Diagram




FIG. 3B




FIG. 4

Simplified D/A Path




FIG. 5A

DSP Based Gyrator Block Diagram




FIG. 5B






FIG. 6

	FIG. 0 $3/24$
ADRNG= 1.16	Input @ 4.6V/LSB @TIP 1 / (.005*32768)=.00611 mA/LSB
DCDIV= 130	1
DCGN= 5	Input Gain
DAGN= 1.25	$\frac{ADRNG * DCDIV * DCGN * Filtgain}{ADRNG * DCDIV * DCGN * Filtgain} H(z) = \frac{Input Gain}{ADRNG * DCDIV * DCGN * Filtgain}$
DARNG= 1.4	
INTGN= .75	EACT CAIN
	FAST GAIN Register High Word
	Register Low Word
	SLOW GAIN
Feedback Gain	Register High Word
FAST POLE	Register Low Word
Register High Word	
Register Low Word	Σ
SLOW POLE	+ 1
Register High Word	Positive Current Limit
Register Low Word	Register
1	Current Limit*.00611 ma/LSB
	If I > Current Limit set I = Current Limit
	Hysterisis
	Z^-1
	Precharge Current
	Register High Word
	Register Low Word
CODEC Default Cur	rent +
ma /.00611 ma/BIT	
Register	1
	<u>-</u>
	Negative Clipper
	If<0 Output = 0
	Output Gain
	1 / (DAGN * DARNG*INTGN)
	Sample and Hold
	4X
	Register
	+
	Data Out



IG. 7B

10 Hz Fast DC Loop Filter Gain and Phase



12/24




FIG. 8A

13/24

8 Slow Convergence DC Loop Filter 1 Hz Slow DC Loop Filter Gain and Phase 9 982929292929638686 8 Phase of DC Loop Filter

ASS SUBCLAS

14/24

FIG. 9

First Order Filter Topology





FIG. 10


Final Low Pass Topology with glitch removed



15/24

FIG. 11A

DC Loop Filter Without Hysterysis



COCCHCTC COCCACT

16/24

FIG. 11B

DC Loop Filter With Hysterysis

DC LOOP FILTER OUTPUT Lower Hysterysis Limit V (Q14) Current Limit 0 DC Loop Filter
Fcslow = 1Hz
-40 dB @ 100Hz
Current Limit = 60 mA · 100 Hz DC LOOP FILTER INPUT V (Q14) Current Limit 0

GASSSUBCLASS

17/24


유은 ZCO Magnitude (TAS/PBX/REAL) 쯢 Ohms
200000 2*10⁵
1.8*10⁵
1.8*10⁵
| ZCO(f) | 1.6*10⁵
| ZCOP(f) | 1.2*10⁵
| ZCOR(f) | 8*10⁴
| ZCOR(f) | 8*10⁴
| COR(f) | 8*10⁴
| ZCOR(f) | 8*10⁴
| XCOR(f) | 8*10⁴

FIG. 12A

18/24


FIG. 12B

TAS, PBX and Real Phone Line V/I Loadlines




19/24

FIG. 13A




asserble office


 $FIG. \quad \textit{1} \ 3B$ TAS Termination with Lowpass Filter Cutoff = 1 Hz



21/24



ascerte asset



22/24

FIG. 14B

TAS Termination with Lowpass Filter Cutoff = .1 Hz




FIG. 15




FIG. 16
PRIOR ART





FIG. 17







FIG. 18A

PRIOR A



50-ICO*RCO=ICO*RP=VTIP
ICO=14.27 mA
VP=35.7 Volts
Note: All results are at steady state

FIG. 18B

Basic External Gyrator Example

